Session 4 - Frequency and phase generation techniques

نویسندگان

  • Foster F. Dai
  • Swaminathan Sankaran
چکیده

In a classical PLL, the phase detector (PD) and charge pump (CP) noise is multiplied by N, when referred to the VCO output, due to the divide-by-N in the feedback path. It often dominates the in-band phase noise and limits the achievable PLL jitter•power Figure-Of-Merit (FOM). A sub-sampling PLL uses a PD that sub-samples the high frequency VCO output with the reference clock. The PD and CP noise in this PLL is shown to be not multiplied by N, and greatly attenuated by the high phase detection gain, leading to lower in-band phase noise and better PLL FOM. This article reviews the development of the PLL FOM, the sub-sampling PLL techniques and their applications in recent PLL architectures.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Generation of Three-Phase PWM Inverter using Xilinx FPGA and its Application for Utility Connected PV System (RESEARCH NOTE)

Analysis and practical implementation of the regular symmetric sampled three-phase PWM inverter waveform has been presented in this paper. It is digitally implemented on a Xilinx field programmable gate array FPGA, and the essential considerations involved in the feasibility of using a Xilinx XC4008E software-based to generate PWM has been discussed. All the necessary Xilinx hardware/software t...

متن کامل

خواص فازی یک شبه بلور دو دوره‌ای متشکل از مواد تک منفی

In this paper, the phase properties of waves reflected from one-dimensional double-periodic quasi-crystals consisting of single-negative materials are investigated using transfer matrix method. It is observed that, by increasing the double-periodic generation number, a large omnidirectional band gap is created in the single-nagative frequency range. We limit our studies to the frequency range o...

متن کامل

High Speed Delay-Locked Loop for Multiple Clock Phase Generation

In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...

متن کامل

Study on Generation of Higher Order Orbital Angular Momentum Modes and Parameters Affecting the Vortex

In this manuscript, higher-order Orbital Angular Momentum (OAM) modes and parameters affecting vortex in the radiation pattern have been studied. A uniform circular array resonating at 10 GHz frequency is formed using eight identical rectangular patch antennas. Three uniform circular arrays are analyzed, simulated, and fabricated for OAM modes 0, +1, and -1 respectively. The higher-order OAM mo...

متن کامل

Space Vector Pulse Width Modulation with Reduced Common Mode Voltage and Current Losses for Six-Phase Induction Motor Drive with Three-Level Inverter

Common-mode voltage (CMV) generated by the inverter causes motor bearing failures in multiphase drives.On the other hand, presence of undesired z-component currents in six-phase induction machine (SPIM) leads to extra current losses and have to be considered in pulse width modulation (PWM) techniques. In this paper, it is shown that the presence of z-component currents and CMV in six phase driv...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015